Part Number Hot Search : 
SZ526 ZMM5238 UC384 VSC73 TEN1004 13B01 TAT7427B PA2003
Product Description
Full Text Search
 

To Download M81019FP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 M81019FP
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272
HVIC
High Voltage Half-Bridge Driver 1200 Volts/1 Ampere







Description: M81019FP is a high voltage Power MOSFET and IGBT driver for half-bridge applications. Features: Shoot Through Interlock Output Current 1 Ampere Half-Bridge Driver 24-Lead SSOP Package Internal Dead Time - Fixed Applications: HID Ballast PDP MOSFET Driver IGBT Driver Inverter Module Control Ordering Information: M81019FP is a 1 Ampere, 1200 Volt HVIC, High Voltage Half-Bridge Driver
















Outline Drawing and Circuit Diagram Dimensions Inches Millimeters A 0.310.01 7.80.3 B 0.400.004 10.10.1 C 0.210.004 5.30.1 D 0.08 Max. 2.1 Max. E 0.03 0.8 F 0.01+0.004/0.002 0.35+0.1/-0.05 G 0.004 0.1 H 0.07 1.8 J 0.008 Max. 0.2 Max. Dimensions Inches Millimeters K 0.05 1.25 L 0.020.008 0.60.2 M 0.008+0.002/-0.008 0.2+0.05/-0.2 N 8 Max. 8 Max. P 0.03 Max. 0.8 Max. Q 0.026 0.65 R 0.051 Min. 1.27 Min. S 0.30 7.62 T 0.02 0.5
8/05
1
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272 M81019FP HVIC, High Voltage Half-Bridge Driver 1200 Volts/1 Ampere
Absolute Maximum Ratings, Ta = 25C unless otherwise specified
Characteristics High Side Floating Supply Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Supply Voltage (VBS = VB - VS) High Side Output Voltage Low Side Fixed Supply Voltage Power Ground Low Side Output Voltage Logic Input Voltage (HIN, LIN, FO_RST) FO Input/Output Voltage CIN Input Voltage Allowable Offset Voltage Slew Rate Package Power Dissipation (Ta = 25C, On Board) Linear Derating Factor (Ta > 25C, On Board) Junction to Case Thermal Resistance Junction Temperature Operation Temperature Storage Temperature Symbol VB VS VBS VHO VCC VNO VLO VIN VFO VCIN dVs/dt Pd K Rth(j-c) Tj Topr Tstg M81019FP -0.5 ~ 1224 VB-24 ~ VB+0.5 -0.5 ~ 24 VS-0.5 ~ VB+0.5 -0.5 ~ 24 VCC-24 ~ VCC+0.5 VNO-0.5 ~ VCC+0.5 -0.5 ~ VCC+0.5 -0.5 ~ VCC+0.5 -0.5 ~ VCC+0.5 50 ~1.6 ~16 ~60 -20 ~ 150 -20 ~ 125 -40 ~ 150 Units Volts Volts Volts Volts Volts Volts Volts Volts Volts Volts V/ns Watts mW/C C/W C C C
Recommended Operating Conditions All voltage parameters are absolute voltages referenced to GND unless otherwise specified.
Characteristics High Side Floating Supply Absolute Voltage High Side Floating Supply Offset Voltage High Side Floating Supply Voltage High Side Output Voltage Low Side Fixed Supply Voltage Power Ground Low Side Output Voltage Logic Input Voltage FO Input/Output Voltage CIN Input Voltag Allowable Offset Voltage Slew Rate*** Symbol VB VS VBS VHO VCC VNO VLO VIN VFO VCIN dVs/dt HIN, LIN, FO_RST VBS > 10V VB = VB - VS Test Conditions Min. VS+13.5 -5* 13.5 VS 13.5 -5 VNO -- -- -- -8 Typ. VS+15 -- 15 -- -- -- -- 5 -- -- -- Max. VS+20 900** 20 VS+20 20 5 VCC VCC VCC 5 8 Units Volts Volts Volts Volts Volts Volts Volts Volts Volts Volts KV/s
*The lowest logic operational condition for VS is -5V. The lowest state held condition for VS is -VBS. The surge of -VS should not exceed -100V to avoid improper operation of output. **The maximum of allowable instantaneous voltage spike is up to 1200V. ***At operation mode, dVs/dt should not go beyond recommended operation conditions or it will cause improper operation output.
2
8/05
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272 M81019FP HVIC, High Voltage Half-Bridge Driver 1200 Volts/1 Ampere
Electrical Characteristics, Ta = 25C, VCC = VBS (= VB - VS) = 15V unless otherwise specified
Characteristics High Side Leakage Current VBS Quiescent Supply Current VCC Quiescent Supply Current High Level Output Voltage Low Level Output Voltage High Level Input Threshold Voltage Low Level Input Threshold Voltage High Level Input Bias Current Low Level Input Bias Current Input Signals Filter Time High Side Low Impedance NMOS Input Threshold Voltage Low Side Low Impedance NMOS Input Threshold Voltage Low Impedance NMOS Filter Time Low Level FO Output Voltage High Level FO Input Threshold Voltage Low Level FO Input Threshold Voltage VBS Supply UV Reset Voltage VBS Supply UV Trip Voltage VBS Supply UV Hysteresis Voltage VBS Supply UV Filter Time CIN Trip Voltage POR Trip Voltage Output High Level Short Circuit Pulsed Current Output Low Level Short Circuit Pulsed Current Low Impedance NMOS Output Low Level Short Circuit Pulsed Current Output High Level ON Resistance Output Low Level ON Resistance Low Impedance NMOS Output Low Level ON Resistance ROH ROL1 ROL2 IO = -200mA, ROH = (VOH - VO)/IO IO = 200mA, ROL1 = VO /IO IO = 200mA, ROL2 = VO /IO -- -- -- 15 15
15
Symbol IFS IBS ICC VOH VOL VIH VIL IIH IIL tFilter VHNO2 VLNO2 tVNO2 VOLFO VIHFO VILFO VBSuvr VBSuvt VBSuvh tVBSuv VCIN VPOR IOH IOL1 IOL2
Test Conditions VB = VS = 1200V HIN = LIN = 0V HIN = LIN = 0V IO = -20mA, HPOUT, LPOUT IO = 20mA, HNOUT1, LNOUT1 HIN, LIN, FO_RST HIN, LIN, FO_RST VIN = 5V VIN = 0V HIN, LIN, FO_RST, FO VIN = 0V VIN = 0V VIN = 0V IFO = 1mA -- -- -- -- VBSuvh = VBSuvr - VBSuvt -- -- -- HPOUT(LPOUT) = 0V, HIN = 5V, PW < 5s HNOUT1(LNOUT1) = 15V, LIN = 5V, PW < 5s HNOUT2(LNOUT2) = 15V, LIN = 5V, PW < 5s
Min. -- -- -- 14.5 -- 3.0 -- -- -1.0 100 2.5 6.5 200 -- 3.0 -- 10.5 10.0 0.3 4.0 0.4 4.5 -- -- --
Typ. -- 0.4 0.9 -- -- -- -- 1.0 -- 200 3.4 7.6 400 -- -- -- 11.3 10.8 0.5 8.0 0.5 5.5 1.0 -1.0 -1.0
Max. 1.0 0.8 1.5 -- 0.5 -- 1.5 1.4 -- 400 5.0 9.0 650 0.95 -- 1.5 12.1 11.6 0.8 16.0 0.6 7.0 -- -- -- -- -- --
Units A mA mA Volts Volts Volts Volts mA A ns Volts Volts ns Volts Volts Volts Volts Volts Volts s Volts Volts A A A
8/05
3
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272 M81019FP HVIC, High Voltage Half-Bridge Driver 1200 Volts/1 Ampere
Electrical Characteristics, Ta = 25C, VCC = VBS (= VB - VS) = 15V unless otherwise specified
Characteristics High Side Turn-On Propagation Delay High Side Turn-Off Propagation Delay Low Side Turn-On Propagation Delay Low Side Turn-Off Propagation Delay Output Turn-On Rise Time Ouyput Turn-Off Fall Time Delay Matching, High Side Turn-On & Low Side Turn-Off Delay Matching, High Side Turn-Off & Low Side Turn-On tdHL tdHL(HO) - tdHL(LO) -- 80.0 -- ns Symbol tdLH(HO) tdHL(HO) tdLH(LO) tdHL(LO) tr tf tdLH Test Conditions HPOUT Short to HNOUT1 & HNOUT2, CL = 1nF HPOUT Short to HNOUT1 & HNOUT2, CL = 1nF LPOUT Short to LNOUT1 & LNOUT2, CL = 1nF LPOUT Short to LNOUT1 & LNOUT2, CL = 1nF CL = 1nF CL = 1nF tdLH(HO) - tdLH(LO) -- -- -- 40.0 40.0 80.0 -- -- -- ns ns ns 0.9 1.21 1.5 s 1.0 1.27 1.6 s 0.9 1.19 1.5 s Min. 1.0 Typ. 1.29 Max. 1.6 Units s
THERMAL DERATING FACTOR CHARACTERISTICS
1.8
PACKAGE POWER DISSIPATION, Pd, (WATTS)
1.6 1.2 0.8 0.4 0
0
25
50
75
100
125 150
TEMPERATURE, (C)
4
8/05
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272 M81019FP HVIC, High Voltage Half-Bridge Driver 1200 Volts/1 Ampere
DIODE CLAMP CIRCUITS FOR INPUT AND OUTPUT PINS VCC HIN LIN FO_RST GND VCC LPOUT LNOUT1 LNOUT2 GND VCC CIN FO GND VB VCC
VNO
GND VB HNOUT1 HNOUT2
HPOUT
VS
FUNCTION TABLE (X = H or L; Z = High Impedance; Q = Keep Previous Status) HIN LIN FO_RST CIN FO VBS/UV VCC/POR HO LO FO Behavorial State (Input) (Output) L L L L - H H L L H L H L L - H H L H H H L L L - H H H L H H H L L - H H Q Q H For Interlock X H X H - X H L L L CIN Tripped When LIN = H X L X H - X H Q Q H CIN Not Tripped When LIN = L X X X X L X H L L L Output Shut Down When FO = L X X X X - X L L L H VCC Power Reset Tripped X L L L - L H L L H VBS Power Reset Tripped X H L L - L H L H H VBS Power Reset Tripped When LIN = H
NOTE: "L" status of VBS/UV indicates high side UV tripped. "L" status of VCC/POR indicates VCC power reset tripped.
8/05
5
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272 M81019FP HVIC, High Voltage Half-Bridge Driver 1200 Volts/1 Ampere
TIMING DIAGRAM 1. Input Interlock Timing Diagram When the input signals (HIN/LIN) are high at the same time, the output (HOUT/LOUT) will maintain previous status. But if the input signals (HIN/LIN) go high simultaneously, HIN signals would be active and cause HOUT to enter into high status.
NOTE 1: Input pulse width should be set to more than 200ns for HIN/LIN input filter circuit. NOTE 2: If high-high status of input signals HIN/LIN completes with one input signal in low level and the other in high level, the output will enter into high-low status without dead time. NOTE 3: This diagram does not show delay time between input and output.
HIN LIN HOUT LOUT
2. Input/Output Timing Diagram The M81019FP matches delay between the low side and high side driver allowing minimized dead time control for better speed range and torque control in motor drive applications. LIN
NO DEAD-TIME
50%
HIN
50% tr tf 90% tdLH 10% 90% tdHL(HO)
tdLH(HO)
HO LO
10% tdHL tr 90% 10%
tdHL(LO)
90% tf 10%
tdLH(LO)
3. Short Circuit Protection Timing Diagram When overcurrent is detected, CIN will be tripped if LIN is high; then the short circuit protection will activate and shut down the outputs and FO will indicate fault by going low. As soon as FO_RST is driven high, short circuit protection will deactivate and FO goes high. The output will then respond to any subsequent active input signal.
NOTE 1: This diagram does not show delay time between input and output. NOTE 2: FO_RST pulse width should be set to more than 400ns for FO_RST input filter circuit.
HIN LIN
CIN FO_RST
HOUT LOUT
FO
6
8/05
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272 M81019FP HVIC, High Voltage Half-Bridge Driver 1200 Volts/1 Ampere
4. FO Input Timing Diagram When FO is pulled low by an enternal signal, the output will be shut down. As soon as FO goes high again, the output will respond to the next active input signal.
NOTE 1: This diagram does not show delay time between input and output. NOTE 2: FO pulse width should be set to more than 400ns for FO input filter circuit.
HIN LIN FO
HOUT LOUT
5. Low Side VCC Supply Power Reset Sequence When VCC supply voltage is lower than power reset trip voltage, the power reset trips and output is locked out. As soon as VCC supply voltage does higher than power reset trip voltage, the output will respond to the next active input signal. VPOR Voltage VCC HIN LIN
HOUT LOUT
6. High-Side VBS Supply Under Voltage Lockout Sequence When VBS supply voltage goes lower than VBS supply UV trip voltage for a period than the VBS supply UV filter time, HOUT goes low regardles of HIN. As soon as VBS supply voltage goes higher than VBS supply reset voltage, the output will respond to the next active HIN signal. VBSuvr VBSuvt VBS HIN LIN VBSuvr VBS Supply UV Hysteresis Voltage VBS Supply UV Filter Time
NOTE 1: This diagram does not show delay time between input and output. NOTE 2: At power supply start-up it is recommended that dVBS/dt should be controlled to avoid H latch of outputs.
HOUT LOUT
8/05
7
Powerex, Inc., 200 E. Hillis Street, Youngwood, Pennsylvania 15697-1800 (724) 925-7272 M81019FP HVIC, High Voltage Half-Bridge Driver 1200 Volts/1 Ampere
7. Power Start-Up Sequence At power supply start-up the following sequence is recommended when bootstrap supply topology is used. 1. Set VCC. 2. Make sure FO is in high level. 3. Set LIN to high level and set HIN to low level so that bootstrap capacitor will charge. 4. Set LIN to low level.
NOTE: If two power supplies are used to supply VCC and VBS individually, it is recommended to set VCC first, then set VBS.
VCC FO HIN LIN LOUT
8. Low Impedance NMOS Output Timing Diagram Output configuration is shown in the following figure. At turn-off an n-channel NMOS with sink current up to 1A is used to offer a low impedance path (AKA "low impedance NMOS) to prevent the power switch from turning itself on because of the parasitic Miller capacitor in the power switch. VBS/VCC P1
HIN/LIN = 0
VPG/VN1G
Cres VO
N1 VN2G
LOW IMPEDANCE NMOS
N2 VS/VNO
Cies
When HIN/LIN is low level and VOUT voltage is lower than low impedance NMOS input threshold voltage, the low impedance NMOS continues to discharge the parasitic current through Cres. HIN/LIN P1 Off VPG P1 On N1 On VN1G N1 Off Low Impedance NMOS Input Threshold N1 Off P1 On
VOUT VN2G N2 Off N2 On N2 Off Tw Low Impedance NMOS Stays Turned On if Tw does not exceed tVNO2 8 8/05


▲Up To Search▲   

 
Price & Availability of M81019FP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X